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Chapter 1
Introduction
My research interest are primarily focused on the physical effects of nanoscale devices
and interconnects on integrated circuits and systems.
I have worked on many projects, but there are several things that they all have in
common. First, nearly all my research projects involved investigating the physical char-
acteristics and behaviour that governed the electrical and thermal properties of the
devices and circuits. A second common denominator is that even though my work has
performed design and optimization of circuits in an “academic context”, the goals were
targeted toward industrial needs. Lastly, the design methods and techniques developed,
they were all based on mathematical description of the circuits that enabled to formulate
close-form analytical problems that can be solved efficiently and accurately.
Hence, in my research, modeling (i.e. multi-scale, multi-physics) was very useful and
beneficial for these projects. The models developed (mainly numerical and sometimes
analytical) were initially derived from experimental evidence and then validated and
improved with further experimentation. The developed models provided an efficient
means of: (i) representing complex circuit structures i.e three-dimensional circuits or
carbon nanotube interconnect material, (ii) better understanding of the electrical and
thermal interdependencies based on circuit switching activity, (iii) optimizing the inter-
connect topology to alleviate any critical electro-thermal issues and thereby optimizing
the physical design methods.
The study of the physical behaviour between circuit structure and properties was per-
formed on a wide variety of physical properties and materials such as 2D, 3D and carbon
nanotube based integrated circuits. The drive for studying such in-depth physical and
structural properties is to find effective means for designing energy efficient circuits and
systems while exploring the advantages and potentials of the technology. The main
1
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thrust of these researches has been to develop dedicated physical design techniques that
leverages the advantages of the technology for reducing power consumption while meet-
ing performance constraints.
This manuscript containts four main chapters which are arranged as follows:
Chapter 2. In this first part, an overview of my research and teaching activities is
provided. A detailed description of my scientific research and related activities are
provided.
Chapter 3. In this chapter, the physical, electrical and thermal issues are discussed for
three-dimensional (3D) technology and some design methods are described for further
enhancing their energy efficiency.
Chapter 4. This chapter is devoted to energy efficiency exploration on circuits that
are built using carbon nanotube (CNT) interconnects. Also, several issues introduced
by CNTs are discussed accompanied with potential solutions for overcoming them.
Chapter 5. This chapter present the future research directions that I am pursuing
while exploring emerging technologies and novel materials for devices and interconnects
which can serve as the basis for future energy-efficient circuits.
Appendix A. This part includes my detailed curriculum vitae (CV).
Appendix B. This part includes my list of publications.
